# Digital Step Attenuator 50Ω DC-4000 MHz

15.5 dB, 0.5 dB Step 5 Bit, Serial Control Interface, Dual Supply Voltage

#### **Product Features**

- Dual supply voltage: V<sub>DD</sub>=+3V, V<sub>SS</sub>=-3V
- Immune to latch up
- Excellent accuracy, 0.1 dB Typ
- · Serial control interface
- · Fast switching control frequency, 1MHz Typ
- Low Insertion Loss
- High IP3, +52 dBm typ
- Very low DC power consumption
- Excellent return loss, 20 dB Typ
- Small size 4.0 x 4.0 mm

#### **Typical Applications**

- · Base Station Infrastructure
- · Portable Wireless
- · CATV & DBS
- MMDS & Wireless LAN
- Wireless Local Loop
- UNII & Hiper LAN
- Power amplifier distortion canceling loops



# DAT-15R5-SN+

CASE STYLE: DG983-1 PRICE: \$3.55 ea. QTY. (20)

#### +RoHS Compliant

The +Suffix identifies RoHS Compliance. See our web site for RoHS Compliance methodologies and qualifications


#### **Not Recommended for New Designs**

Recommended Replacement Part: DAT-15R5A-SN+

#### **General Description**

The DAT-15R5-SN+ is a 50Ω RF digital step attenuator that offers an attenuation range up to 15.5 dB in 0.5 dB steps. The control is a 5-bit serial interface, operating on dual supply voltage:  $V_{DD}$ =+3V,  $V_{SS}$ =-3V. The DAT-15R5-SN+ is produced using a unique CMOS process on silicon, offering the performance of GaAs, with the advantages of conventional CMOS devices.

#### Simplified Schematic



For detailed performance specs

P.O. Box 350166, Brooklyn, New York 11235-0003 (718) 934-4500 Fax (718) 332-4661 The Design Engineers Search Engine Provides ACTUAL Data Instantly at minicircuits.com IF/RF MICROWAVE COMPONENTS

#### RF Electrical Specifications, DC-4000 MHz, $T_{AMB}=25^{\circ}C$ , $V_{DD}=+3V$ , $V_{SS}=-3V$

Parameter	Freq. Range (GHz)	Min.	Тур.	Max.	Units
	DC-1	Н	0.03	0.1	/0
Accuracy @ 0.5 dB Attenuation Setting	1-2.2	Н	0.05	0.15	/0
	2.2-4.0	Н	0.1	0.3	/0
	DC-1	Н	0.02	0.1	/0
Accuracy @ 1 dB Attenuation Setting	1-2.2	Н	0.05	0.15	/0
	2.2-4.0	Н	0.1	0.3	/0
	DC-1	Н	0.05	0.15	/0
Accuracy @ 2 dB Attenuation Setting	1-2.2	Н	0.15	0.25	/0
	2.2-4.0	Н	0.2	0.45	/0
	DC-1	Н	0.07	0.2	/0
Accuracy @ 4 dB Attenuation Setting	1-2.2	Н	0.15	0.25	/0
	2.2-4.0	Н	0.18	0.45	/0
	DC-1	Н	0.03	0.2	/0
Accuracy @ 8 dB Attenuation Setting	1-2.2	Н	0.15	0.25	/0
	2.2-4.0	Н	0.5	0.8	/0
	DC-1	Н	1.3	1.9	/0
Insertion Loss (note 1) @ all attenuator set to 0dB	1-2.2	Н	1.1	2.5	/0
	2.2-4.0	Н	3.3	4.7	/0
Input IP3 (note 2) (at Min. and Max. Attenuation)	DC-2.2	Н	+52	Н	/0)
·	2.2-4.0	Н	+42	Н	/0)
Input Power @ 0.2dB Compression (note 2) (at Min. and Max. Attenuation)	DC-4.0	Н	+24	Н	/0)
	DC-1	Н	1.2	1.5	Н
VSWR	1-2.2	Н	1.2	1.5	Н
	2.2-4.0	Н	1.8	2.1	Н

#### **DC Electrical Specifications**

Parameter	Min.	Тур.	Max.	Units
VDD, Supply Voltage	2.7		3.3	V
Vss, Supply Voltage	-3.3	-3	-2.7	V
(DD E(s), Supply Current, quiescent (note 3)	Н	Н	100	K
Control Input Low	Н	Н	0.3xVDD	V
Control Input High	0.7xVDD	Н	Н	V
Control Current	Н	Н	1	K

#### Notes:

- 1. I. Loss values are de-embedded from test board Loss (test board's Insertion Loss: 0.10dB @100MHz, 0.35dB @1000MHz, 0.60dB @2200MHz, 0.75dB @4000MHz, 1.50dB @6000MHz).
- 2. Input IP3 and 1dB compression degrades below 1 MHz.
- 3. During turn-on and transition between attenuation states, device may draw up to 2mA.

#### **Switching Specifications**

Parameter	Min.	Тур.	Max.	Units
Switching Speed, 50% Control to 0.5dB of Attenuation Value	Н	1.0	Н	KSec
Switching Control Frequency	Н	1.0	Н	MHz

#### **Absolute Maximum Ratings**

Parameter	Ratings
Operating Temperature	-40°C to 85°C
Storage Temperature	-55°C to 100°C
V <sub>DD</sub>	-0.3V Min., 4V Max.
V <sub>ss</sub>	-4V Min., 0.3V Max.
Voltage on any input	-0.3V Min., VDD+0.3V Max.
ESD, HBM	500V
ESD, MM	100V
Input Power	+24dBm

Permanent damage may occur if any of these limits are exceeded.



For detailed performance specs

P.O. Box 350166, Brooklyn, New York 11235-0003 (718) 934-4500 Fax (718) 332-4661 The Design Engineers Search Engine Provides ACTUAL Data Instantly at minicipality.com IF/RF MICROWAVE COMPONENTS


#### **Pin Description**

Function	Pin Number	Description
N/C	1	Not connected (Note 5)
RF in	2	RF in port (Note 1)
Data		Serial Interface data input (Note 3)
7~+0	8	Serial Interface clock input
LE	5	Latch Enable Input (Note 2)
$V_{DD}$	6	Positive Supply Voltage
N/C	1	Not connected
N/C	8	Not connected
V <sub>DD</sub>	В	Positive Supply Voltage
GND	10	Ground connection
GND	11	Ground connection
V <sub>SS</sub>	12	Negative supply voltage
$V_{DD}$	13	Positive Supply Voltage
RF out	14	RF out port (Note 1)
C8	15	Control for attenuation bit, 8 dB (Note 4)
78	16	Control for attenuation bit, 4 dB (Note 4)
C2	17	Control for attenuation bit, 2 dB (Note 4)
GND	18	Ground Connection
C1	19	Control for attenuation bit, 1 dB (Note 4)
C0.5	20	Control for attenuation bit, 0.5 dB (Note 4)
GND	Paddle	Paddle ground (Note 6)

#### Notes:


- 1. Both RF ports must be held at 0VDC or DC blocked with an external series capacitor.
- 2. Latch Enable (LE) has an internal 100K $\Omega$  resistor to  $V_{DD}$ .
- 3. Place a  $10 \text{K}\Omega$  resistor in series, as close to pin as possible to avoid freq. resonance.
- 4. Refer to Power-up Control Settings.
- 5. Place a shunt  $10K\Omega$  resistor to GND.
- 6. The exposed solder pad on the bottom of the package (See Pin Configuration) must be grounded for proper device operation.


#### **Pin Configuration (Top View)**





For detailed performance specs


#### **Typical Performance Curves**















Mini-Circuits


ISO 9001 ISO 14001 AS 9100 CERTIFIED


For detailed performance specs & shopping online see web site


P.O. Box 350166, Brooklyn, New York 11235-0003 (718) 934-4500 Fax (718) 332-4661 The Design Engineers Search Engine Provides ACTUAL Data Instantly at minicircuits.com


#### **Typical Performance Curves**













Mini-Circuits®


For detailed performance specs & shopping online see web site


P.O. Box 350166, Brooklyn, New York 11235-0003 (718) 934-4500 Fax (718) 332-4661 The Design Engineers Search Engine Provides ACTUAL Data Instantly at minicircuits.com


#### **Typical Performance Curves**















Mini-Circuits

ISO 9001 ISO 14001 AS 9100 CERTIFIED


For detailed performance specs & shopping online see web site

P.O. Box 350166, Brooklyn, New York 11235-0003 (718) 934-4500 Fax (718) 332-4661 The Design Engineers Search Engine Provides ACTUAL Data Instantly at minicircuits.com

#### **Outline Drawing (DG983-1)**




#### **PCB Land Pattern**



Suggested Layout, Tolerance to be within ±.002

#### **Device Marking**



## Outline Dimensions (inch)


А	В	С	D	Е	F	G	Н	J	J	v	^		Р	"	c	WT. GRAMS
.157	.157	.035	.008	.081	.081	.010	_	.022	.020	.177	.177	.081	.010	.032	.081	"#



For detailed performance specs

### Suggested Layout for PCB Design (PL-198)

The suggested Layout shows only the footprint area of the DAT, and the components located near this area (i.e.: R1-R7). For the complete Layout, see photo and schematic diagram on page 11 of 12.



- 1. TRACE WIDTH IS SHOWN FOR FR4 WITH DIELECTRIC THICKNESS. .025"±.002". COPPER: 1/2 OZ. EACH SIDE. FOR OTHER MATERIALS TRACE WIDTH MAY NEED TO BE MODIFIED.
- 2. 0603 SIZE CHIP FOOT PRINTS SHOWN FOR REFERENCE, VALUES OF RESISTORS WILL VARY BASED ON APPLICATION.
- 3. BOTTOM SIDE OF THE PCB IS CONTINUOUS GROUND PLANE.
  - DENOTES PCB COPPER LAYOUT WITH SMOBC (SOLDER MASK OVER BARE COPPER)
- DENOTES COPPER LAND PATTERN FREE OF SOLDERMASK

For detailed performance specs & shopping online see web site

#### Simplified Schematic

The DAT-15R5-SN+ serial interface consists of 5 control bits that select the desired attenuation state, as shown in **Table 1**: Truth Table.

Table 1. Truth Table									
Attenuation State	C8	C4	C2	C1	C0.5				
Reference	п	п	"	"	ıı ı				
0.5 (dB)	"	"	II .	ıı					
1 (dB)	ıı .	"	II .		"				
2 (dB)	п	п		"	п				
4 (dB)	"		II .	ıı	"				
8 (dB)		11	II .	ıı	ıı .				
15.5 (dB)									
Note: Not all 32 in table	possible c	ombinatio	ns of C0.5	5 - C8 are	shown				

The serial interface is a 5-bit serial in, parallel-out shift register buffered by a transparent latch.

It is controlled by three CMOS-compatible signals: Data, Clock, and Latch Enable (LE). The Data and Clock inputs allow data to be serially entered into the shift register, a process that is independent of the state of the LE input.

The LE input controls the latch. When LE is HIGH, the latch is transparent and the contents of the serial shift register control the attenuator. When LE is brought LOW, data in the shift register is latched.

The shift register should be loaded while LE is held LOW to prevent the attenuator value from changing as data is entered. The LE input should then be toggled HIGH and brought LOW again, latching the new data. The timing for this operation is defined by **Figure 1** (Serial Interface Timing Diagram) and **Table 2** (Serial Interface AC Characteristics).

Figure 1: Serial Interface Timing Diagram




Table 2. Serial Interface AC Characteristics							
Symbol	Parameter	Min.	Max.	Units			
f <sub>0-?</sub>	Serial data clock frequency (Note 1)		"	MHz			
) <sub>clkH</sub>	Serial clock HIGH time	В"		/(			
)0-?~	Serial clock LOW time	В"		/(			
) <sub>LESUP</sub>	LE set-up time after last clock falling edge			/(			
) <sub>LEPW</sub>	LE minimum pulse 23*)4	B"		/(			
) <sub>SDSUP</sub>	Serial data set-up time before clock rising edge	=		/(			
) <sub>SDHLD</sub>	Serial data hold time after clock falling edge	=		/(			
) <sub>SDHLD</sub>	before clock rising edge Serial data hold time		t Sprial	,			

Note 1. fclk verified during the functional pattern test. Serial programming sections of the functional pattern are clocked at 10MHz to verify fclk specification.




For detailed performance specs & shopping online see web site

P.O. Box 350166, Brooklyn, New York 11235-0003 (718) 934-4500 Fax (718) 332-4661 The Design Engineers Search Engine Provides ACTUAL Data Instantly at minicipality.com

The DAT-15R5-SN+, uses a common 5-bit serial word format, as shown in **Table 3**: 5-Bit attenuator Serial Programming Register Map.

The B4 bit corresponds to the 8 dB Step and the last bit, the LSB, corresponds to the 0.5 dB step.




#### **Power-up Control Settings**

The DAT-15R5-SN+ always assumes a specifiable attenuation setting on power-up, allowing a known attenuation state to be established before an initial serial control word is provided.

When the attenuator powers up, the five control bits are set to whatever data is present on the five data inputs (C0.5 to C8).

This allows any one of the 32 attenuation settings to be specified as the power-up state.

#### **TB-342 Evaluation Board Schematic Diagram**



Note 1: Both RF ports must be held at 0VDC or DC blocked with an external series capacitor.

Bill of Materials					
N1-N6, N11, N12, N15 & N18	Resistor 0603 10 KOhm +/- 1%				
N26	Resistor 0603 0 Ohm				
N10, N16, N17, N20 & N23	NPO Capacitor 0603 100pF +/- 5%				
N21 & N22	Tantalum Capacitor 0805 100nF +/- 10%				
· \$	Hex Invert Schmitt Trigger MSL1				



TB-342



For detailed performance specs & shopping online see web site

# **Tape and Reel Packaging Information**

### Table T&R

TR No.	No. of Devices	Reel Size	Tape Width	Pitch	Unit Orientation
	Small quantity standards 20, 50, 100, 200	7 inch			Таре
F87	3000 (Standard)	13 inch	12 mm	8 mm	Cavity  Direction of Feed →