


Features

- 15.5 dB Small Signal Gain
- 49 dBm Third Order Intercept Point (OIP3)
- 2.5W Saturated RF Power
- Integrated Power Detector
- Lead-Free 6 mm 24-lead QFN Package
- RoHS* Compliant and 260°C Reflow Compatible

Description

The XP1050-QJ is a packaged linear power amplifier that operates from 7.1-8.5 GHz. The device provides 15.5 dB gain and 49 dBm Output Third Order Intercept Point (OIP3) with up to 2.5W of saturated RF power. The packaged amplifier comes in an industry standard, fully molded 6x6 mm QFN package and is comprised of a two stage power amplifier with an integrated, temperature compensated on-chip power detector. The device includes on-chip ESD protection structures and DC by-pass capacitors to ease the implementation and volume assembly of the packaged part. The device is specifically designed for use in PtP radio applications and is well suited for other telecom applications such as SATCOM and VSAT.

Functional Schematic



Pin Configuration ²

Pin No.	Function	Pin No.	Function
1	Drain 1 Bias	14	Pwr Det
2-3	Ground	15	RF Output
4	RF Input	16-17	Ground
5	Gate 1 Bias	18	Drain 2 Bias
6	Gate 2 Bias	19	Not Connected
7-12	Not Connected	20-23	Ground
13	Pwr Det Ref.	24	Not Connected

2. The exposed pad centered on the package bottom must be connected to RF and DC ground.

Ordering Information ¹

Part Number	Package
XP1050-QJ-0G00	bulk quantity
XP1050-QJ-0G0T	tape and reel
XP1050-QJ-EV1	evaluation module

1. Reference Application Note M513 for reel size information.

* Restrictions on Hazardous Substances, European Union Directive 2002/95/EC.

Electrical Specifications: $V_{dd} = 7V$, $I_{dq} = 1350\text{ mA}$, $T_A = +25^\circ\text{C}$

Parameter	Units	Min.	Typ.	Max.
Small Signal Gain (S21)	dB		15.5	
Input Return Loss (S11)	dB		10.0	
Output Return Loss (S22)	dB		8.0	
P1dB	dBm		33.0	
Psat	dBm		34.0	
Output IP3, +22 dBm SCL	dBm		49	
Detector Power Range	dBm	-6	-	34
Detector Bias Voltage (Vdet,ref)	VDC		5.0	
Gate Bias Voltage ($V_{GG1,2}$)	VDC		-0.9	

3. T_A = Ambient Temperature

4. Adjust V_{GG1} and V_{GG2} between -1.4 and $-0.4V$ to achieve specified I_{DQ} . V_{GG1} and V_{GG2} should be the same voltage.

Absolute Maximum Ratings ^{5,6,7}

Parameter	Absolute Max.
Supply Voltage (Vd)	+8.0 V
Supply Voltage (Vgg)	-2.5 V
Supply Current (Id1)	600 mA
Supply Current (Id2)	1200 mA
Detector Pin (Vdet)	6 V
Detector Ref Pin (Vref)	6 V
Input Power (Pin)	+25 dBm
Abs. Max Junction/Channel Temp.	175°C
Max. Operating Junction/Channel Temp.	160°C
Continuous Power Dissipation (P _{diss}) @ 85 °C	11.2 W
Thermal Resistance (T _{channel} =160 °C)	6.8°C/W
Operating Temperature (Ta)	-40°C to +85°C
Storage Temperature (Tstg)	-65°C to +150°C
Mounting Temperature	See solder reflow profile
ESD Min.-Machine Model (MM)	Class A
ESD Min.-Human Body Model (HBM)	Class 1A
MSL Level (MSL)	MSL3


5. Operation of this device above any one of these parameters may cause permanent damage.

6. Channel temperature directly affects a device's MTTF. Channel temperature should be kept as low as possible to maximize lifetime.


7. For saturated performance it recommended that the sum of $(2 \cdot V_{dd} + \text{abs}(V_{gg})) < 17$

Typical Performance Curves: Vdd = 7V, Idq = 1350 mA


Gain vs. Frequency, 25C




Input Return Loss vs. Frequency, 25C




Output Return Loss vs. Frequency, 25C




Gain vs. Output Power, 25C




Gain vs. Output Power, -40C




Gain vs. Output Power, +85C




Output IP3 vs. Output Power, 25C




Output IP3 vs. Output Power, -40C




Output IP3 vs. Output Power, +85C




Detector Voltage vs. Output Power, 25C



Detector Voltage vs. Output Power, -40C



Detector Voltage vs. Output Power, +85C



ADVANCED: Data Sheets contain information regarding a product M/A-COM Technology Solutions is considering for development. Performance is based on target specifications, simulated results, and/or prototype measurements. Commitment to develop is not guaranteed.
PRELIMINARY: Data Sheets contain information regarding a product M/A-COM Technology Solutions has under development. Performance is based on engineering tests. Specifications are typical. Mechanical outline has been fixed. Engineering samples and/or test data may be available. Commitment to produce in volume is not guaranteed.

• North America Tel: 800.366.2266 • Europe Tel: +353.21.244.6400
 • India Tel: +91.80.43537383 • China Tel: +86.21.2407.1588
 Visit www.macomtech.com for additional data sheets and product information.

M/A-COM Technology Solutions Inc. and its affiliates reserve the right to make changes to the product(s) or information contained herein without notice.

App Note [1] Biasing - As shown in the Pin Designations table, the device is operated by biasing Vd1,2 at 7.0V. The nominal drain currents are Id1=450mA and Id2=900mA. This ratio of 1:2 between the first and second stage drain currents should be maintained for best linearity. The typical gate voltages needed are -0.9V. The negative gate voltage must be applied prior to applying the positive drain voltage.

For linear applications it is recommended that active bias be used to keep the currents known and constant, and to maintain the best performance over temperature. Depending on the supply voltage available and the power dissipation constraints, the bias circuit may be a single transistor or a low-power operational amplifier, with a low value resistor in series with the drain supply used to sense the current.


For applications where the device is running into saturation, high power levels will be achieved by fixing the drain currents at the nominal levels with NO RF applied, and then operated with a fixed gate bias once RF is applied.

App Note [2] PWB Layout Considerations - It is recommended to provide 100pF decoupling capacitors as close as possible to the pins of the device, with additional larger decoupling capacitors further away. For example, in the Recommended Layout shown below, there are 100pF 0402 capacitors placed very near the device pins, and 1uF 0805 capacitors placed further away (the gate line shown without a 1uF capacitor (pin 6) would have this capacitor further away on the other side of the screw).


The power dissipated in the device is considerable, and thermal management of the device is essential. It is recommended that measures such as copper-filled vias under the package, and post/screws for top to bottom heat transfer are used (see Recommended Layout shown below). Adequate heat-sinking under the PWB is necessary in maintaining the package base at a safe operating temperature.

App Note [3] Power Detector - As shown in the schematic right, the power detector is implemented by providing +5V bias and measuring the difference in output voltage with standard op-amp in a differential mode configuration.

Recommended Layout




METAL 1
METAL 2
SOLDERMASK TOP - POSITIVE VIEW
VIAS
MATERIAL: RO4003C, 8mil
CAPACITORS: 1uF (0805), 100pF (0402)



2.5W Power Amplifier
7.1 - 8.5 GHz

Preliminary - Rev. V1P
MimiX Broadband

Lead-Free 6 mm 24-Lead PQFN[†]



[†] Reference Application Note S2083 for lead-free solder reflow recommendations.
Plating is 100% matte tin over copper.

Handling Procedures

Please observe the following precautions to avoid damage:

Static Sensitivity

Gallium Arsenide Integrated Circuits are sensitive to electrostatic discharge (ESD) and can be damaged by static electricity. Proper ESD control techniques should be used when handling these Class 1A devices.